Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE


Turbo-decoding for the 3GPP-LTE (Long Term Evolution) wireless communication standard is among the most challenging tasks in terms of computational complexity and power consumption of corresponding cellular devices. This paper addresses design and implementation aspects of parallel turbo-decoders that reach the 326.4 Mb/s LTE peak data-rate using multiple soft-input soft-output decoders that operate in parallel. To highlight the effectiveness of our design-approach, we realized a 3.57 mm radix-4- based 8 parallel turbo-decoder ASIC in 0.13 m CMOS technology achieving 390 Mb/s. At the more realistic 100 Mb/s LTE milestone targeted by industry today, the turbo-decoder consumes only 69 mW.

Click here for free

download this paper


Related




COMMENT free research papers, vlsi





FREE IEEE PAPER
2017 papers
2016 papers
2015 papers
2014-papers
2013 PAPERS
SOFTWARE
EMBEDDED
ELECTRONICS
VLSI
WIRELESS
MECHANICAL
ELECTRICAL

BIG DATA
CLOUD COMPUTING
IOT-INTERNET OF THINGS
ROBOTICS
CONTACT US

IEEE PROJECTS IEEE PAPERS 2018 2017 2016 EEE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS CSE IEEE MINI PROJECTS