Information flow analysis for VHDL


Information flow analysis for VHDL-download

Abstract. We describe a fragment of the hardware description language VHDL that is suitable
for implementing the Advanced Encryption Stan- dard algorithm. We then define an Information
Flow analysis as required by the international standard Common Criteria. The goal of the


Related




COMMENT vlsi





FREE IEEE PAPER
2017 papers
2016 papers
2015 papers
2014-papers
2013 PAPERS
SOFTWARE
EMBEDDED
ELECTRONICS
VLSI
WIRELESS
MECHANICAL
ELECTRICAL

BIG DATA
CLOUD COMPUTING
IOT-INTERNET OF THINGS
ROBOTICS
CONTACT US

IEEE PROJECTS IEEE PAPERS 2018 2017 2016 EEE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS CSE IEEE MINI PROJECTS