Proof theory and a validation condition generator for VHDL-vlsi




Proof theory and a validation condition generator for VHDL-download

PT Breuer, LS Fernandez… – Proc of the EURODAC, …, 1994 – cs.york.ac.uk
We present a Hoare-style programming logic for VHDL to- gether with a succinct PROLOG implementation
which acts as a validation condition generator. The logic is based on a particularly simple formalization
of the language as a pure side-effect on an infinite time-sequence of states. The PROLOG 






Related

COMMENT vlsi





FREE IEEE PAPER






IEEE PROJECTS IEEE PAPERS 2018 2017 2016 EEE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS CSE IEEE MINI PROJECTS