VLSI Macromodeling and Signal Integrity Analysis via Digital Signal Processing Techniques-free research papers, vlsi


Linear macromodeling has been applied to highfrequency circuit simulations to accelerate the global interconnect system simulation process. By approximating tabulated structure response data, reduced macromodels can be generated. However, conventional macromodeling approaches suffer from numerical robustness and convergence problems. This paper aims to apply digital signal processing techniques to facilitate the macromodeling process. Besides improving the existing widely adopted framework (called VFz) through introducing a robust discrete-time domain (z-domain) computation, alternative macromodeling methodology (called VISA) has also been developed, which significantly simplifies the computation procedure. Furthermore, universal pre-processing technique (frequency warping) is introduced for a numerically favorable computation of the macromodeling process. These techniques have been shown to significantly improve the robustness and convergence of the modeling process.

WITH the increasing operation frequency and decreasing feature size of very-large-scale integration (VLSI) circuits, high-frequency effects, such as signal delay, crosstalk and simultaneous switching noise, have become a dominant factor limiting integrated circuit (IC) system performance. Accurate and efficient simulation is required during the IC design phase to capture the high-frequency behaviours of electronic systems. Linear macromodeling, in this context, refers to replacing a high-order system by a small-order linear model with similar input-output responses, for computationally efficient simulation and timecritical design. Macromodels can be generated by fitting tabulated data from measurement/simulation, as shown in Fig. 1. There is a number of stringent modeling constraints in the non-linear computation for high-frequency and/or large scale systems systems, such as accuracy, computation complexity, manual intervention and numerical robustness. Some macromodeling approaches have been developed only very recently. In particular, Vector Fitting (VF) is regarded as a robust and simple broadband macromodeling technique and widely adopted in the signal integrity community. However, it suffers from convergence problem in the iterative calculation framework with initial pole assignment. Due to the strict requirements of the modeling problem and development of emerging technologies, there is no optimal algorithm so far, making macromodeling a challenging problem and a high value research topic. Furthermore, pre- and postprocessing techniques and improvements from non-controltheoretic perspectives have been less explored. With “sampled response is a sampled and discretized signal sequence” as the fundamental concept, this research study [1] explores the feasibility and benefits of applying DSP techniques to the macromodeling process, focusing on:
1) improving the functionality and automation of the approximation process;
2) increasing the fitting accuracy of the approximation process;
3) reducing the computation time of the macromodeling procedure.
In this research study, we have developed new methodologies, generalizations of existing methodologies and pre-/postprocessing techniques to achieve the research outcomes. We have compared their performances with existing methodologies using industrial benchmark case studies. Such innovative application of DSP techniques has opened up new research frontiers for advancing the macromodeling process and VLSI circuit simulation.

Free download research paper


Related




COMMENT free research papers, vlsi



  1. Guru

    vlsi research papers-IEEE PAPER – ENGPAPER.COM
    http://www.engpaper.com/vlsi.htm
    IEEE PAPER vlsi research papers–FREE ENGINEERING RESEARCH PAPERS- ENGPAPER.COM.
    VLSI IEEE PAPER 2018
    http://www.engpaper.com/vlsi-2018.htm
    VLSI IEEE PAPER 2018. A Review Paper on Multiplier Algorithms for VLSI Technology free download. ABSTRACT In the era of digitalization, it is required to …
    vlsi IEEE PAPER 2016
    http://www.engpaper.com/vlsi-2016.htm
    vlsi IEEE PAPER 2016. A Low Power 16 Bit Vedic Divider for High Speed VLSI Applications free download. Abstract. This paper proposes the implementation of …
    low power vlsi 2018
    http://www.engpaper.com/low-power-vlsi-2018.htm
    Analysis of Optimization Techniques for Low Power VLSI Design free download. With shrinking technology, as power density (measured in watts per square …




FREE IEEE PAPER
2017 papers
2016 papers
2015 papers
2014-papers
2013 PAPERS
SOFTWARE
EMBEDDED
ELECTRONICS
VLSI
WIRELESS
MECHANICAL
ELECTRICAL

BIG DATA
CLOUD COMPUTING
IOT-INTERNET OF THINGS
ROBOTICS
CONTACT US

IEEE PROJECTS IEEE PAPERS 2018 2017 2016 EEE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS CSE IEEE MINI PROJECTS