Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC


FREE-DOWNLOAD MD Ker, CY Wu, T Cheng… – Very Large Scale …,

Capacitor-couple technique used to lower snapback- trigger voltage and to ensure uniform
ESD current distribution in deep-submicron CMOS on-chip ESD protection circuit is
proposed. The coupling capacitor is realized by a poly layer right under the wire-bonding







Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC IEEE PAPER

COMMENT free research papers, vlsi



  • prashanth09827@gmail.com

    how can i get research papers

    • Guru

      Hi,
      just click on “free download ” after the topic title to free download the research paper

      search in the search box in http://www.engpaper.com for more papers

      Guru








  • FREE IEEE PAPER
    IEEE-PAPER

    IEEE PROJECTS IEEE PAPERS 2018 2017 2016 EEE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS CSE IEEE MINI PROJECTS