Information flow analysis for VHDL


Information flow analysis for VHDL-download

Abstract. We describe a fragment of the hardware description language VHDL that is suitable
for implementing the Advanced Encryption Stan- dard algorithm. We then define an Information
Flow analysis as required by the international standard Common Criteria. The goal of the



IEEE-PAPER



Information flow analysis for VHDL IEEE PAPER

COMMENT vlsi









FREE IEEE PAPER
IEEE-PAPER
IEEE PROJECTS IEEE PAPERS EEE CSE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS IEEE MINI PROJECTS USA