Low Power Delay Optimised Buffer Design using 70nm CMOS Technology

FREE-DOWNLOAD D Sharma… – International Journal of Computer …, 2011
slight increase in threshold voltage causes a large amount of leakage power reduction with only 
dissipation has been achieved while maintaining same delay as compared to the existing design. 
can be used to provide power efficient solutions for portable VLSI applications at