On the reuse of VHDL modules into systemC designs

On the reuse of VHDL modules into systemC designs-download

On the Reuse of VHDL Modules into SystemC Designs … The need of integrating new
designs with already existing modules may lead to the generation of heterogeneous models,
specifications, based both on SystemC and on VHDL (or Verilog)

On the reuse of VHDL modules into systemC designs IEEE PAPER

research project ideas-electronics-VLSI-VHDL
free research papers-VLSI-VHDL
Objective VHDL-tools and applications
free vhdl simulator
OO-VHDL An Object Oriented VHDL

COMMENT vlsi

VHDL-based performance modeling and virtual prototyping
A VHDL implementation of an on-board ACF application targeting FPGAs

FREE IEEE PAPER