Parallel logic simulation of VLSI systems
FREE-DOWNLOAD RD Chamberlain – Proceedings of the 32nd annual ACM/research …
Abstract – Design verification via simulation is an im- portant component in the development
of digital systems. However, with continuing increases in the capabilities of VLSI systems, the
simulation task has become a significant bottleneck in the design process. As a result
IEEE-PAPER
Parallel logic simulation of VLSI systems IEEE PAPER
COMMENT analog, free research papers, vlsi
simulation of VLSI networks
Power estimation in VLSI circuits
FREE IEEE PAPER