performance of VLSI Adders




Logical Effort to study and Compare the performance of VLSI Adders.
FREE DOWNLOAD [PDF]

VLSI adder’s circuits. The delay through these gates is related to their sizes and terminal
loads. Logical effort is a technique, which gives insight about proper sizing of CMOS logic
gates to have the minimum achievable delay. In this paper, we discuss first the technique 




IEEE PAPER UNITED STATES