State machine design techniques for Verilog and VHDL




State machine design techniques for Verilog and VHDL-download

S Golson – Synopsys Journal of High-Level Design, 1994 – trilobyte.com
The current state of the machine is stored in the state memory, a set of n flip-flops clocked by
a single clock signal (hence “synchronous” state machine). The state vector (also current
state, or just state) is the value currently stored by the state memory. The next state of the