Transfer Resource Graph and Petri-net for System-on-Chip Verification


ONLINE TRAINING EDUREKA

FREE-DOWNLOAD X Xu… – 2010
Verification of integrated circuits is an inherently difficult problem and the popular system-
on-chip (SoC) design paradigm has brought about additional challenges. This section discusses
these difficulties and challenges and gives an outline of our concurrency oriented solution .




IEEE PAPER UNITED STATES