Using Hard Macros to Reduce FPGA Compilation Time


FREE-DOWNLOAD C Lavin, M Padilla, S Ghosh, B Nelson… – … Conference on Field …, 2010 –

The FPGA compilation process (synthesis, map, placement, routing) is a time-consuming
process that limits designer productivity. Compilation time can be reduced by using pre-compiled
circuit blocks (hard macros). Hard macros consist of previously synthesized,




FREE IEEE PAPER





Using Hard Macros to Reduce FPGA Compilation Time IEEE PAPER