Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements


FREE-DOWNLOAD J Narasimham, K Nakajima, CS Rim… – … -Aided Design of …,
Abstract- In an approach recently proposed for the yield enhancement of programmable gate
arrays (PGA’s), an initial placement of a circuit is first obtained using a standard technique such
as simulated annealing on a defect-free PGA. In the next step, this placement is .



IEEE-PAPER



Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements IEEE PAPER

COMMENT free research papers, vlsi









FREE IEEE PAPER
IEEE-PAPER
IEEE PROJECTS IEEE PAPERS EEE CSE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS IEEE MINI PROJECTS USA