Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements
FREE-DOWNLOAD J Narasimham, K Nakajima, CS Rim… – … -Aided Design of …,
Abstract- In an approach recently proposed for the yield enhancement of programmable gate
arrays (PGA’s), an initial placement of a circuit is first obtained using a standard technique such
as simulated annealing on a defect-free PGA. In the next step, this placement is .
IEEE-PAPER
Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements IEEE PAPER
COMMENT free research papers, vlsi
Receiver ASIC for timing, trigger and control distribution in LHC experiments
ASIC implementation of a MIMO-OFDM transceiver for 192 Mbps WLANs
FREE IEEE PAPER