ENGINEERING RESEARCH PAPERS

low power LDPC decode


Scalable and low power LDPC decoder design using high level algorithmic synthesis

FREE-DOWNLOAD [PDF] Y Sun, JR Cavallaro… – SOC Conference, 2009. SOCC …,
The VLSI layout view of this decoder with a core area of 1.2 mm2 (standard cells + SRAMs)
is shown in Fig.  R Memory (SRAM) P Memory (SRAM) Fig. 9. VLSI layout view of the LDPC
decoder TABLE II COMPARISON WITH EXISTING LDPC DECODERS 


Related




COMMENT free research papers, vlsi





FREE IEEE PAPER
BIG DATA
CLOUD COMPUTING
IOT-INTERNET OF THINGS
ROBOTICS
CONTACT US

NEW IEEE PROJECTS

IEEE PROJECT PAPERS FOR CSE
IEEE PROJECTS DOWNLOAD
IEEE PROJECTS FOR EEE
IEEE PROJECT PAPERS FOR ECE
IEEE PROJECTS FOR ECE 2016
IEEE PROJECTS FOR ECE 2017
IEEE PROJECTS 2017
IEEE MINI PROJECTS