4-Bit Fast Adder Design
4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSICircuits
Abstract—Dynamic logic families offer good performance over traditional CMOS logic. This
is due to the comparatively high noise margins coupled with the ease of implementation.
The main drawbacks of dynamic logic circuits are lack of design automation, charge
FREE IEEE PAPER