FPGA for EDAC Error Detection and Correction

The functional objective of the AE at component level is the partial substitution of the existing software based error detection and correction algorithms by FPGA hardware. The main advantage of this solution is that an occurring error can be corrected in parallel to the running data exchange processes because the system is still able to detect and correct a second error.

Click here for free

download this paper