higher-order voronoi diagrams

Net-aware Critical area extraction for opens in vlsi circuits via higher-order Voronoi diagrams

Abstract—We address the problem of computing critical area for open faults (opens) in a
circuit layout in the presence of multilayer loops and redundant interconnects. The extraction
of critical area is the main computational bottleneck in predicting the yield loss of a vlsi