Design and Implementation of Low Power Adiabatic System for Power Recycling in Frequency Divider


Frequency divider to generate a frequency that is a multiple of a reference frequency. The latch based frequency divider are cascaded the two static differential sense amplifier pulsed latch SSA SPL with body biasing techniques. The operation of this type divider is to reduce power, delay and transistor size. The Adiabatic techniques dramatically reduce power consumption. This paper presents ECRL Efficient Charge Recovery Logic latch based frequency divider, which provides a contentment achievement. The architecture is combined two latches with feedback. Thus, frequency division is done. The circuit designed and simulation can be done in TANNER EDA.

by K. Mahalakshmi | S. Jabeentaj | V. Kaviyamalai | Mr. R. Thirumurugan “Design and Implementation of Low Power Adiabatic System for Power Recycling in Frequency Divider”

Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-4 | Issue-5 , August 2020,

URL: https://www.ijtsrd.com/papers/ijtsrd32953.pdf

Paper Url :https://www.ijtsrd.com/engineering/electronics-and-communication-engineering/32953/design-and-implementation-of-low-power-adiabatic-system-for-power-recycling-in-frequency-divider/k-mahalakshmi

peerreviewedjournals, reviewpapers, callforpaperhealthscience


Design and Implementation of Low Power Adiabatic System for Power Recycling in Frequency Divider


2020 technology trends
2019-TOP-TECHNOLOGIES
2019 papers
2018-TOP-TECHNOLOGIES
2018 papers

IEEE PROJECTS 2020

IEEE PROJECTS
IEEE-PROJECTS-ON-CSE-2020
IEEE-PROJECTS-FOR-EEE-2020
IEEE-PROJECTS-FOR-ECE-2020
IEEE PROJECTS VLSI
EMBEDDED SYSTEM
IEEE PROJECTS ECE
IEEE PROJECTS CSE
ELECTRICAL ENGINEERING
IEEE PROJECTS EEE