Design of Dual Pulsating Latch Flip-Flop (DPLFF) using Novel Pulse Generator IJTSRD


In this paper various flip-flop structures have been studied. In all designs to reduce power consumption, the Pulse Generator circuitry should be in build along with the flip-flop itself. If a pulse generator is included along with DPSCRFF structure, power consumption can be reduced. In this work a new design of flip-flop, Double Pulse Latch Flip-flop (DPLFF) is proposed. DPLFF eliminates unnecessary glitches, which consume more power. DPLFF consume less power for same delay as compared with other existing techniques, which is performing one of the fastest known flip-flops. In serial operation as shift register the proposed DPLFF can perform better at the higher frequency. The stacking of transistor in the latch stage cause reduction in subthreshold leakage current & thus the static power consumption is also less for DPLFF. This is better suited for low power circuits at deep submicron technology where leakages are more dominant.

By Surbhi Vishwakarma | Dr. Vinod Kapse”Design of Dual Pulsating Latch Flip-Flop (DPLFF) using Novel Pulse Generator”

Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-2 , February 2018,

URL: http://www.ijtsrd.com/papers/ijtsrd12743.pdf

http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/12743/design-of-dual-pulsating-latch-flip-flop-dplff-using-novel-pulse-generator/surbhi-vishwakarma

call for paper Food Engineering, international journal Nuclear Engineering, ugc approved journals for engineering



Design of Dual Pulsating Latch Flip-Flop (DPLFF) using Novel Pulse Generator IJTSRD


2020 technology trends
2019-TOP-TECHNOLOGIES
2019 papers
2018-TOP-TECHNOLOGIES
2018 papers

IEEE PROJECTS 2020

IEEE PROJECTS
IEEE-PROJECTS-ON-CSE-2020
IEEE-PROJECTS-FOR-EEE-2020
IEEE-PROJECTS-FOR-ECE-2020
IEEE PROJECTS VLSI
EMBEDDED SYSTEM
IEEE PROJECTS ECE
IEEE PROJECTS CSE
ELECTRICAL ENGINEERING
IEEE PROJECTS EEE