Simulation of 16 bit ALU using Verilog-hdl IJTSRD


In many digital circuits ALU is a basic building block. It can be used in integer arithmetic computations and as Complex operation. This research paper is based on the simulation of 16 bit ALU using VHDL. The design was implemented using VHDL Xilinx Synthesis tool ISE and targeted for Spartan device. An ALU performs following operations ‘“ Addition, subtraction, multiplication, Not, logical shift right, logical shift left, rotate right, rotate left, OR, AND, XOR, NAND, NOR, XNOR and comparison between two signals.

By Mayank Mittal”Simulation of 16 bit ALU using Verilog-hdl”

Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-1 , December 2017,

URL: http://www.ijtsrd.com/papers/ijtsrd5876.pdf

http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/5876/simulation-of-16-bit-alu-using-verilog-hdl/mayank-mittal

call for paper Electronics & Communication Engineering, international journal Electronics & Communication Engineering, ugc approved journals Electronics & Communication Engineering




Simulation of 16 bit ALU using Verilog-hdl IJTSRD IEEE PAPER





2020 technology trends
2019-TOP-TECHNOLOGIES
2019 papers
2018-TOP-TECHNOLOGIES
2018 papers

IEEE PROJECTS 2019


IEEE PROJECTS CSE 2019
IEEE PROJECTS ECE 2019
IEEE PROJECTS EEE 2019
IEEE PROJECTS VLSI
IEEE PROJECTS EMBEDDED SYSTEM

IEEE PROJECTS


IEEE PROJECTS ECE
IEEE PROJECTS CSE COMPUTER SCIENCE
IEEE PROJECTS ELECTRICAL ENGINEERING
IEEE PROJECTS EEE

IEEE PROJECTS