low-power testing of vlsi

Survey of low-power testing of VLSI circuits
P Girard – Design & Test of Computers, IEEE,
Abstract The author reviews low-power testing techniques for VLSI circuits. He prefaces this
with a discussion of power consumption that gives reasons for and consequences of
increased power during test. He ends with a discussion of the opportunity to use such