low power vlsi IEEE PAPER 2016






A Low Power 16 Bit Vedic Divider for High Speed VLSI Applications
free download

Abstract. This paper proposes the implementation of a low power and high speed Vedic Divider based on ancient Indian Vedic mathematics. In this paper, an algorithm based on the ParavartyaYojayet is applied, throughout this sutra the propagation delay and power

Ultra Low Power VLSI Design: A Review
free download

ABSTRACT Leakage power plays a vital role in current CMOS technologies. As feature size shrinks leakage power also increasing. Power dissipation becomes as important consideration as performance and area for chip design in present days VLSI industry.

Low Power VLSI design MethodologiesPower Management
free download

Abstract:Low power is the major challenge for todays electronics industries. Power dissipation is an important consideration in terms of performance and space for VLSI Chip design. Power management techniques are generally use to designing low power circuits

Adiabatic Logic Circuits for Low Power VLSI Applications
free download

Abstract: The power dissipation has become a major design issue in VLSI circuits. As the system size is shrinking gradually it has become one of the prime concerns for the designers. The power dissipation can be reduced by introducing different design ABSTRACT We present a profile-driven approach to behavior level synthesis. In this approach, event activities related to various operations and carriers in the behavioral specification are measured by simulating the description using user-supplied profiling

Strategies methodologies for low power vlsi designs: A review
free download

Low power has emerged as a principal theme in todays world of electronics industries. Power dissipation has become an important consideration as performance and area for VLSI Chip design. With shrinking technology reducing power consumption and over all

Performance analysis and low power VLSI implementation of DVB-T receiver
free download

Frequency hoppoing and Direct sequence spread spectrum is used at the PHY-level The IEEE standard supports DSSS for use with Differential Binary Phase Shift Keying (DBPSK) with data rate of 1Mbps, or Differential Quadrature Phase Shift Keying (DQPSK) 2 Mbps data Gain-Cell eDRAM (GC-eDRAM) is an interesting, high-density alternative to SRAM and conventional 1T-1C eDRAM for a large range of VLSI system-onchip (SoC) applications, including ultra- low power systems such as biomedical implants [17], wireless

4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits
free download

Dynamic logic families offer good performance over traditional CMOS logic. This is due to the comparatively high noise margins coupled with the ease of implementation. The main drawbacks of dynamic logic circuits are lack of design automation, charge sharing

Recent trends in low power VLSI design
free download

The recent trends in the developments and advancements in the area of low power VLSI Design are surveyed in this paper. Though Low Power is a well established domain, it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling In this paper, we report the TCAD based simulation of a new double-gate junctionless FETs (DG-JLFETs) structure incorporating dielectric pockets (DPs) at the source and drain ends. The proposed structure not only improves the ON to OFF drain current ratio (by ∼∼ 900%)

A Low Power VLSI Implementation of 2X2 MIMO OFDM Transceiver with ICI-SC Scheme
free download

This paper presents a VLSI implementation of 2X2 MIMO OFDM transceiver with self ICI cancellation scheme at very low power . Phase noise and the carrier frequency offset (CFO) are the major problems in Orthogonal Frequency Division Multiplexing (OFDM) that destroys

Asynchrobatic logic for low - power VLSI design
free download

DJ Willingham 2010 westminsterresearch.westminster.ac In this work, Asynchrobatic Logic is presented. It is a novel low - power design style that combines the energy saving benefits of asynchronous logic and adiabatic logic to produce systems whose power dissipation is reduced in several different ways. The term

Novel Fault Resistant D-Latch for Low Power VLSI Design
free download

The novel digital VLSI circuit applications are increasing exponentially. Recent trends in the design of such circuits are to decrease the node capacitances and power supply requirements. Because of these requirements, huge susceptibility to transient faults

Universal rotate invert bus encoding for low power VLSI
free download

Power dissipation is an important design constraint in todays CMOS VLSI design and is addressed widely by the researchers across the globe. Switching activity is one of the factors that affect dynamic power in a chip and several publications have suggested various

Survey on power optimization techniques for low power VLSI circuit in deep submicron technology
free download

ABSTRACT CMOS technology is the key element in the development of VLSI systems since it consumes less power . Power optimization has become an overridden concern in deep submicron CMOS technologies. Due to shrink in the size of device, reduction in power

PLA minimization for low power VLSI designs
free download

In this paper we study the problem of optimizing the two-level representation of a Boolean function in order to minimize power consumption in PLAs. We first give power models used to estimate the power consumption in pseudo-NMOS and dynamic PLAs. Using these power

Low Power VLSI Design using Dynamic Thershold logic
free download

Power dissipation is a serious concern for circuit designers. Partially-depleted SOI provides a Dynamic Threshold transistor that be useful in reducing static power and dynamic power . DTMOS can be used to choke off leakage current and improve performance of

Efficiency of adiabatic logic for low - power VLSI using cascaded ECRL and PFAL inverter
free download

The energy stored at the output can be retrieved by the reversing the current source direction discharging process instead of dissipation in NMOS network. Hence adiabatic switching offers the less energy dissipation in PMOS network and reuse the stored energy in

Trends in low - power VLSI design
free download

As advances in lithography and fabrication of the N-type metal oxide superconductor (NMOS) technology became possible in the 1970s, the bipolar digital logic, transistor- transistor logic (TTL) lost the battle in the digital design world for exactly the same reasons

Low power VLSI Compressors for Biomedical Applications
free download

We present a new design for a 1-bit full adder featuring hybrid-CMOS design style. Our approach achieves low -energy operations in 90nm technology. Hybrid-CMOS design style makes use of various CMOS logic style circuits to build new full adders with desired

VLSI Design of low power booth multiplier
free download

This paper proposes the design and implementation of Booth multiplier using VHDL. This compares the power consumption and delay of radix 2 and modified radix 4 Booth multipliers. Experimental results demonstrate that the modified radix 4 Booth multiplier has

A REPORT ON LOW POWER VLSI CURCUIT DESIGN
free download

We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. The most important factor in any system design is power . Low power became a major factor where power dissipation has become as important consideration as

Memory efficient and low power VLSI architecture for 2-D lifting based DWT with dual data scan technique
free download

The lifting scheme reduces the computational complexity for computing Discrete Wavelet Transform (DWT) compared to convolution. 2-D DWT is widely used frequency domain transform for various multimedia applications. Due to battery operated handheld devices for

An enhanced Carry elimination adder for low power VLSI applications
free download

Truncation and round off errors in adders has become unavoidable in modern VLSI technology. A new type of adder ie error tolerant adder (ETA) is proposed to tolerate those errors and to attain low power consumption and high speed performance in DSP systems. In

New methodologies for low - power high-performance digital VLSI design
free download

Historically, VLSI designers have focused on increasing the speed and reducing the area of digital systems. However, the evolution of portable systems and advanced Deep Sub-Micron (DSM) fabrication technologies, has brought power dissipation as another critical design

Improved Hybrid-Latch Flip-Flop for low - power VLSI systems
free download

This paper presents an enhanced hybrid-latch flip-flop (E-HLFF) that achieves low - power consumption as compared to the hybrid-latch flip-flop (HLFF) without trading-off speed of operation. The technique used to reduce power consumption is to prevent alternate

A Novel Design of Counter Using TSPC D FLIP-FLOP for High Performance and Low Power VLSI Design Applications Using 45NM CMOS Technology
free download

 ABSTRACT The design of high-performance and low - power clocked storage elements is essential and critical to achieving maximum levels of performance and reliability in modern VLSI systems such as Systems o Chips (SoCs). TSPC D flip flop offers advantages in terms

An efficient VLSI architecture and FPGA implementation of high-speed and low power 2-D DWT for ( 7) wavelet filter
free download

This paper presents an efficient VLSI architecture of a high speed, low power 2-D Discrete Wavelet Transform computing. The proposed architecture, based on new and fast lifting scheme approach for ( 7) filter in DWT, reduces the hardware complexity and memory

Evaluation of dynamic-threshold logic for low - power VLSI design in 0.13 µm PD-SOI
free download

Dynamic Threshold (DTMOS) circuits have been proposed as a circuit style for low - power VLSI systems that takes advantage of the independent body control in partially-depleted SOI. As SOI technologies have scaled, the increasing body capacitance and body resistance

High Performance and Low Power VLSI CMOS Circuit Design Using ONOFIC Approach
free download

Leakage power dissipation a major concern for scaling down portable devices. Improving high performance with reduced power consumption and chip area are the main constraint for designing VLSI CMOS circuits. In this paper, high performance and low power ONOFIC

Designing of Low - Power VLSI Circuits using Non-Clocked Logic Style
free download

Due to the trade-off between power , area and performance, various efforts have been done. This work is also based to reduce the power dissipation of the vlsi circuits with the performance upto the acceptable level. The dominant term in a well designed vlsi circuit is

Technical study on low power VLSI methods
free download

In recent days every application must need power management. In this paper we presented a various techniques to handle the power management in IC. Power dissipation in a IC is base on power used by the IC and also by heat dissipation. To reduce energy use or to

A low - power analog VLSI visual collision detector
free download

RR Harrison- Advances in Neural Information Processing Systems papers.nips.cc We have designed and tested a single-chip analog VLSI sensor that detects imminent collisions by measuring radially expansive optic flow. The design of the chip is based on a model proposed to explain leg-extension behavior in flies during landing approaches. A

Design of Mergable Flip-Flop for Low Power VLSI Circuits
free download

Lowering power is one of the greatest challenges facing the IC industry today. This paper reduces the clock power by using the multi-bit flip-flop. First we perform coordinate transformation to identify those flip-flops that can be merged and their legal regions

Design of low power phase locked loop (PLL) using 45nm VLSI Technology
free download

Power has become one of the most important paradigms of design convergence for multi gigahertz communication systems such as optical data links, wireless products, microprocessor ASIC/SOC designs. POWER consumption has become a bottleneck in

Flip-Flop Circuit Families: Comparison of Layout and Topology for Low Power VLSI Circuits
free download

The pertinent choice of flip-flop topologies is an essential importance in the design of VLSI integrated circuits for high speed and high performance CMOS circuits. Understanding the suitability of flipflops and selecting the best topology for a given application is an important

Isolated Sleepy Keeper Approach: An Effective Sleep State Approach in Low leakage Power , VLSI Design
free download

Today there is no need to explain the necessity of having low power dissipation devices. To realize this objective a number of ways have been explored at various levels of design. At the other end, high demand to have a greater performance continuously drive the design

Low power opportunities for a SIMD VLSI architecture incorporating integrated optoelectronic devices
free download

Integrated optoelectronic interconnect offers a potentially lower cost, higher density alternative to wire-based technologies for I/O. For most applications, low cost IC packages provide an effective means of I/O in a system. However, some applications, such as image

A Two-bit Bus-Invert Coding Scheme With a Mid-level State Bus-Line for Low Power VLSI Design
free download

A new bus-invert coding circuit, called Two-bit Bus-Invert Coding (TBIC) is presented. TBIC partitions a bus into a set of two-bit sub-buses, and applies the bus-invert (BI) algorithm to each subbus. Unlike ordinary BI circuits using invert-lines, TBIC does not use an invert-line

A low power VLSI implementation of reconfigurable FIR filter using Carry Bypass adder
free download

Reconfigurable Finite Impulse Response (RFIR) filter plays an important role in Software Defined Ratio (SDR) systems, whose filter co-efficient change dynamically during runtime. In this paper, Low Cost Carry Bypass adder Reconfigurable Finite Impulse Response (LC-CBA

VLSI implementation of area-efficient and low power OFDM transmitter and receiver
free download

This paper consists of an analysis of Fast Fourier Transform (FFT) architectures which are the backbone of any OFDM based wireless networks. By using the FFT concepts the authors are indeed in developing an efficient architectures for wireless networks which are common

Design of Storage Element for Low Power VLSI System
free download

The storage elements are major power consuming component in VLSI system. The power reduction of storage element leads to reduction of global power consumption of VLSI system. In this paper, a Proposed single edge triggered (SET) and a Proposed double edge

A Survey on Low Power VLSI Designs
free download

In todays modern electronics industries energy or power efficiency is most important feature to increase the speed, portability, reliability, popularity and efficiency of electronic products. Reduction in power consumption or low power requirement for a system adds features of

A significance of VLSI techniques for low power real time systems
free download

In microelectronics design, power consumption, speed of operation, are crucial constraints. Propagation delay of circuit component has an impact on such factors. Pipelining and parallel processing strategies are utilized for desirable propagation delays and hence for

Low Power High Speed VLSI Architecture for 1-D Discrete Wavelet Transform
free download

This paper presents an implementation of 1-D Discrete wavelet transform DWT using systolic array architecture. It performs calculations of low pass and high pass coefficients by using only one multiplier. This architecture has been implemented and simulated using

Low Power VLSI Techniques Using Booth Algorithm for Digital Filter for Hearing aid Applications
free download

In the past few years there has been an explosive growth in the demand for portable computing and communication devices, from mobile telephones to sophisticated multimedia systems. This interest in these devices has enhanced the requirement of developing low

VLSI architecture for low power variable length encoding and decoding for image processing applications
free download

The image data compression has been an active research area for image processing over the last decade and has been used in a variety of applications. This paper investigates the implementation of Low Power VLSI architecture for image compression, which uses

VLSI Designs for Low Power Applications
free download

Low power has emerged as a principal theme in todays world of electronics industries. Power dissipation has become an important consideration as performance and area for VLSI Chip design. With shrinking technology reducing power consumption and over all

CMOS VLSI design of low power comparator logic circuits
free download

As the demand of portable consumer electronic products increases rapidly and the chip size decreases, designers are facing many challenges towards the circuit area and power . Decades ago, engineers worried about the speed of operation of the system. They are able

VLSI Design of Low Power ALU Using Optimized Barrel Shifter
free download

The purpose of this work is to design, implement and experimentally verify an Arithmetic Logic Unit (ALU) using Low Power Barrel Shifter. Barrel shifter is most widely used in ALU to perform fast shifting operations. This work evaluates the performance of ALU with optimized

Power -efficient Body Bias Control for Ultra Low - power VLSI Systems
free download

The power consumption of CMOS VLSI is still one of the main concerns for IoT demands. This is because available energy sources might be limited in some cases when the IoT nodes operate with quite tiny batteries (eg wearable computing, sensor systems, and health

Analysis of Optimization Techniques for Low Power VLSI Design
free download

With shrinking technology, as power density (measured in watts per square millimetre) is raising at an alarming rate, power management is becoming an important aspect for almost every category of design and application. Reducing power consumption and over all on chip

VLSI Implementation and Analysis of Parallel Adders for Low Power Applications
free download

Carry select adder (CSLA) is known to be the fastest adder among the conventional adder structures. Due to the rapidly growing mobile industry not only the faster arithmetic unit but also less area and low power arithmetic units are needed. The modified CSLA architecture

VLSI design and implementation of low power mac for digital FIR filter
free download

In the majority of digital signal processing (DSP) applications the critical operations are the multiplication and accumulation. Multiplier-Accumulator (MAC) unit that consumes low power is always a key to achieve a high performance digital signal processing system. Finite

A Survey on Low Power High Speed Domino Circuit in Low Power VLSI Design
free download

Increased number of transistor count and reduced device size is main reason behind scaling and this incorporates leakage current also in other hand battery technology is growing very slowly hence we need low power circuit so that we can enhance overall performance of

NECESSITIES OF LOW - POWER VLSI DESIGN STRATEGIES AND ITS INVOLVEMENT WITH NEW TECHNOLOGIES
free download

The major objective of this approach is to design a new circuit with low - power consumption, which is more efficient and intelligent for providing support to latest technologies and inventions such as: portable handsets, mobile-phones, calling-tablets, laptops/PCs and

Crosstalk Aware Low Power Bus Coding for VLSI Interconnects
free download

In CMOS VLSI circuits, the dynamic power dis-sipation contributes a significant fraction in the overall power dissipation. Hence, the main target of VLSI designers is to minimize the switching activity on the on-chip bus lines. In this paper, the authors propose a novel bus

An Implementation of Integral Low Power Techniques for Modern Cell-Based VLSI Designs
free download

Recent research has proposed several low - power design techniques for VLSI circuitry in nano-scale CMOS era. However, these techniques always involve custom layout design or novel Electronic Design Automation (EDA) flows. In this paper essential low power

A reconfigurable VLSI architecture for low power IDCT.
free download

This paper presents a low power architecture for matrix-vector multiplier of a constant matrix by a vector, which is the main part of the Discrete Cosine Transform (DCT), and the inverse Discrete Cosine transform (IDCT). The proposed architecture makes use of the fact that the

VLSI low - power digital signal processing
free download

This t hesis reports on new high-level low - power design techniques for digit al signal processing for wireless port able sys tems. Through proper choice and op timization of an algont hm or an architecture, significant power dissipation saving is achieved. Up to an order

A Review on Architecture of Low Power VLSI Design
free download

Low - Power circuit designs are the major requirements in todays electronic scenarios. In the existing systems, power -flow was a secondary-activity and all are considering that as a secondary-terminology as well as give more concentration on compatibility, goodput and

Two-phase clocking scheme for low - power and high-speed VLSI
free download

Synchronisation is very important in every digital circuit. For accuracy, high speed, with consistent output, without any critical race and also for low power purpose synchronisation is very much essential. Pipelining is a key element for high-performance design and is a

Low - power digital CMOS VLSI circuits and design methodologies
free download

While improving circuits speed and reducing its area have been the primary figure of merits in digital VLSI design, more efforts are now spent on minimizing power dissipation. This is becoming equally true for both high-performance chips, such as microprocessors, to reduce

Low Power Multi Bit Flip Flops Design for VLSI Circuits
free download

In this paper we present a power optimization technique to reduce clock power by using multi bit flip flop method. We have proposed the several techniques to overcome the problems of flip-flops replacement without timing and placement capacity constraints

Automatic Design of Low - Power VLSI Circuits: Power efficient for Accurate and Approximate Multipliers
free download

In order to satisfy a constant need of reducing energy consumption of electronic devices, the approximate computing paradigm has been introduced in recent years. This paradigm is based on the fact that there are applications that are inherently capable of absorbing some

An Analysis of Interconnectivity under Noise Margin Constraint for Low Power and Mixed-Signal VLSI Circuits
free download

This paper presents a simple method to analyses the crosstalk and interconnectivity of interconnect wires of low power and mixed-signal VLSI circuits. We show that noise margin constraint for signal couplings will restrict interconnect densities as well as process

Low Power Vlsi For Image Compression System Using Discrete Wavelet Transform
free download

Image compression has got applications in many fields like digital video, video conferencing and video over wireless networks and internet etc. This paper deals with the implementation of VLSI Architecture of image compression system using low power DWT (Discrete Wavelet

Low Power Area Efficient VLSI Architectures for Shift Register Using Explicit Pulse Triggered Flip Flop Based on Signal Feed-Through Scheme
free download

A register that is designed to allow the bits of its contents to be moved to left or right is known to be a shift register. Shift registers be implemented by using pulsed latches and flip flops. However, shift register implemented by pulsed latches have power and area

Comparative Transient Analysis of Conditional Flip-Flops for Low Power VLSI Applications
free download

The transistors are used as the main component used to reduce the power dissipation and consumption in Information and Communication Technology (ICT) devices at nanoscale CMOS technology. The power dissipation increases accordingly when the switching function

REVIEW ON LOW POWER VLSI DESIGN
free download

Low power requirement has become a principal motto in todays world of electronics industries. Power dissipation has becoming an important consideration as performance and area for VLSI Chip design. With reducing the chip size, reduced power consumption and

Ultra Low Power VLSI Design: A Review
free download

Leakage power plays a vital role in current CMOS technologies. As feature size shrinks leakage power also increasing. Power dissipation becomes as important consideration as performance and area for chip design in present days VLSI industry. International

Recent Trends in Low Power VLSI Design
free download

The recent trends in the developments and advancements in the area of low power VLSI Design are surveyed in this paper. Though Low Power is a well-established domain, it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling

Analysis of Power Dissipation Low Power VLSI Chip Design
free download

Low power requirement has become a principal motto in todays world of electronics industries. Power dissipation has becoming an important consideration as performance and area for VLSI Chip design. With reducing the chip size, reduced power consumption and

Ultra- Low Power VLSI Designs using Adiabatic Logic in Sub Threshold Region
free download

Digital sub threshold logic circuits can be operated for applications in the ultra- low power end of the design spectrum, where presentation is of minor importance. A Sub threshold digital circuit manages to satisfy the ultra- low power condition because it uses the leakage

Low power VLSI design techniques-A detailed review
free download

Power dissipation has emerged as an important design parameter in the design of VLSI chips, especially in portable computing and personal communication applications. This paper discusses in detail the various low power dissipation techniques used at different

BIT TRANSITION REDUCTION TECHNIQUE FOR LOW POWER VLSI
free download

With ever increasing complexity of VLSI circuits and an increased focus on mobile computing, low power design techniques have become a must for all aspects of digital design Low power VLSI circuit design is one of the most important issues in present day

Pipelined Direct Mapping Method based Low Power VLSI Architecture for the 4-Tap Wavelet Filter
free download

This paper presents an area efficient and simple design of multidimensional (2D) Daubechies wavelet transform 4-tap (Daub4) with pipelined direct mapping method for image compression. Due to separability property of the multi-dimensional Daubechies, the

Architectural Strategies of Low Power VLSI Versatile Multimedia Functional Unit
free download

Low power has emerged as a principal theme in todays electronics industry. The need for low power has caused a major consideration, where power dissipation has become as important a consideration as performance and area. This paper reviews various strategies

Low Power VLSI CMOS design by DCG
free download

The demand for power -sensitive design has grown significantly in recent years due to tremendous growth in portable applications. Consequently, the need for power efficient design techniques has grown considerably. Several efficient design techniques have been

A Low Power VLSI Arrhythmia Classi er
free download

The design, implementation and operation of a low power multilayer perceptron chip (Kakadu) in the framework of a cardiac arrhythmia classi cation system is presented in this paper. This system, called MATIC, makes timing decisions using a decision tree, and a

Voltage and Frequency Scaling in Low Power VLSI
free download

In micro electronics design, power consumption, speed of operation, are crucial constraints. Propagation delay of circuit component has an impact on such factors. This paper investigates the effect of supply and threshold voltages and frequency at which the VLSI chip

A Novel Bus Encoding Technique for Low Power VLSI .
free download

Low power VLSI circuit design is a must for present and future technologies. One of the ways of reducing power in a CMOS circuit is to reduce the number of transitions on the bus and Bus Invert Coding is a widely popular technique for that. In this paper we introduce a new

an architectural synthesis tool for low power VLSI designs
free download

High Level Synthesis (HLS) for Low Power VLSI design is a complex optimization problem due to the Area/Time/ Power interdependence. As few low power design tools are available, a new approach providing a modular low power synthesis method is proposed. Although


- -

FREE IEEE PAPER