propagation delay deviation

Monte Carlo Analysis of Propagation Delay Deviation due to Process Induced Line Parasitic Variations in Global vlsi Interconnects

Abstract Process variation has recently emerged as a major concern in the design of circuits
including interconnect in current nanometer regime. Process variation leads to uncertainties
of circuit performances such as propagation delay. The performance of vlsi/ULSI chip is