usb-3.0-white-paper




USB 3.0 A Cost Effective High Bandwidth Solution for FPGA Host Interface
Introduction
The USB 3.0 has revolutionized the world of desktops and mobile devices by bringing much higher bandwidth and better power delivery compared to its predecessor USB 2.0. USB 3.0 (later renamed as USB 3.1 Gen 1) offers data rate of 5Gb/s or a whopping theoretical bandwidth of 625MB/s[1]. This is more than 10 times the theoretical maximum bandwidth of USB 2.0.[2] While practically available bandwidth for end user applications can be lower depending on the hardware and firmware solutions chosen(will discuss this later in this document), USB 3.0 offers a great value proposition that cannot be ignored. Other host interface solutions available in the market such as PCI Express, Thunderbolt and Ethernet can outperform USB 3.0 in many scenarios, but all these interfaces are relatively more expensive to implement especially in low volume segments. Also, USB 3.0 offers better power delivery compared to the other available solutions. This can further reduce the total cost of the solution/end product.
A USB Primer Universal Serial Bus also known popularly as USB is a standard developed by USB Implementers Forum (USB-IF). Released in 1996, the standard specifies Cables, Connectors, Protocols and Power Delivery between Personal Computers/Mobile Devices and Peripheral Devices. USB was designed from the ground up to eventually replace legacy peripheral connectivity solutions such as Serial Ports and Printer Ports. This is achieved by defining several Device Classes such as Human Interface Device Class (HID), Printer class etc. USB defines four types of transfers Control, Isochronous, Bulk and Interrupt. Each transfer type offers varying bandwidth and different delivery guarantees, usually trading one with the other. Transfers happen between logical data source/sink pairs established in host and peripheral known as Endpoints.

Endpoint offers easy segregation of traffic and allows multiple agents on the Host and Device communicate transparently despite the fact that USB has only one pair of RX/TX physical channels to share. A logical connection between a pair of corresponding Endpoints on Host and Device is known as a Pipe. Host agents such as applications and drivers can open a Pipe to the peripheral device and do reads and write to move data. Endpoints are grouped in to Interfaces that represent part of a device function. For example, USB CDC class devices use control Endpoints for enumeration and device management, Interrupt Endpoints for event notifications and Bulk Endpoints for data transfer. Certain devices support more than one function and are called composite devices.

USB 3.0 is the third revision of USB specification rolled out by USB Implementers Forum which supersedes USB 2.0. USB 3.0 offers lots of improvements in bandwidth, power management and delivery, efficient bus usage etc. USB 3.0 connector defines a pair of USB2.0 compatible signals (D+/D-) to ensure that USB 3.0 hosts are compatible with USB2.0 legacy devices. The SuperSpeed transmitter and receiver differential pairs provides the 5.0Gbps channel for USB3.0 SuperSpeed data transfers. As one can see later in the document, availability of a USB 2.0 interface on the same connector is very useful for designs containing FPGA device as it provides a sideband mechanism to provide other services such as FPGA configuration, Board health monitoring services, Power supply configuration etc without sacrificing bandwidth on the USB3.0 channel. USB 2.0 can also be used as a fallback channel when the upstream host or hub that does not support USB3.0. Examples of utilizing the USB2.0 channel for other purposes is explained elsewhere in this document. USB 3.0 was renamed to USB 3.1 Gen 1 in July 2013. USB 3.1 Gen 2 specification defines a SuperSpeed transfer mode at a rate of 10Gbps. USB 3.2 is in the horizon that offers up to 20Gbps over two lanes on a USB Type C connector.

USB3-FPGA-Host-Communication
free download



USB 3.0 architecture overview
free download

Defined for hand held devices Backward compatible with USB 2.0 Micro connectors Based on USB 2.0 Micro-B connector with an extended portion for the SuperSpeed USB signals USB 3.0 Micro-A and AB connectors are identical to USB 3.0 Micro-B connector

USB 3.0 EZ- USB FX3 Orientation
free download

Contents USB 3.0 EZ-USB FX3 Orientation 1 Introduction . . 2 USB 3.0 Overview . 2 Electrical Interface Directory Structure 13 FX3 Firmware

USB 3.0 Technology
free download

Click here to see a complete list of live and eLearning courses Intel Architecture Intel Haswell Processor Intel 32/64 Bit x86 Architecture Intel QuickPath Interconnect (QPI) Computer Architecture Mobile Technology M-PCIe UFS MIPI M-PHY Intel-Based Mobile (Phone/Tablet) Intel

Introduction to superspeed usb 3.0 protocol
free download

As its name suggests, Universal Serial Bus ( USB ) is an external bus architecture for connecting USBcapable peripheral devices to a host compute. The USB is formed in 1994 by a group of 7 companies namely Compaq, DEC, IBM, Intel, Microsoft, NEC and Nortel

Introduction to USB 3.0
free download

This paper is a brief review of the USB 3.0 implementation, focusing on USB 2.0 backward compatibility and on the major features associated with the Super-Speed (SS) bus. The goal is to provide the reader with a short and concise description of USB 3.0 and enough detail

Super Speed Data Traveller USB 3.0
free download

USB 3.0 has transmission speeds of up to 5 Gbit/s, which is 10 times faster than USB2. 0 (480 Mbit/s). As the speed is 5Gbit/s, it reduces time required for transmission of data. Reduced power consumption and backward compatibility with USB 2.0 is the features of

Integrated LTSSM (link training status state machine) and MAC layer of USB 3.0 device for reliable SuperSpeed data transactions
free download

Abstract USB (Universal Serial Bus) is the current generation of computer peripherals widely used transmission interface. User applications demand a higher performance connection between the PC and other increasingly sophisticated peripherals. USB 3.0 enables more

Implementation and Functional Verification of Soft IP Core of USB 3.0 Device MAC Layer
free download

Universal Serial Bus has supported a wide variety of devices from keyboard, mouse, flash memory, imaging up to high speed broad band devices. In addition, user applications demand a higher performance connection between the PC and other increasingly

Architectural Development and Functional Verification of SuperSpeed USB 3.0 PHY Layer Controller
free download

Universal serial bus has supported a wide variety of devices from keyboard, mouse, flash memory device, game peripheral, imaging up to high speed broad band devices. In addition, user applications demand a higher performance connection between the PC and other

USB 3.0 Protocol
free download

I. INTRODUCTION USB (Universal Serial Bus), as its name suggests it is external bus architecture to connect peripheral to host compute devices which are USB capable. The USB was formed by group of seven companies named Compaq, DEC(Digital Equipment Corporation), IBM(International

SUPER SPEED DATA TRAVELLER USB 3.0
free download

USB 3.0 has transmission speeds of up to 5 Gbit/s, which is 10 times faster than USB2. 0 (480 Mbit/s). As the speed is 5Gbit/s, it reduces time required for transmission of data. Reduced power consumption and backward compatibility with USB 2.0 is the features of

PCM-24U2U3 2-Port USB 3.0 mPCIe, USBA type
free download

The PCM-24 series are categorized as communication modules from Advantech iDoor Technology. They are all compatible with the PCI ExpressR Mini Card Specification Revision 1.2 including Isolated/Non-Isolated RS-232/422/485 communication cards for

USB 3.0 Standard Tektronix MOI for Cable Tests
free download

This MOI specifies the testing procedures for the Super Speed channels of a USB 3.0 cable and mated cable assembly. In particular, it verifies the following characteristics for compliance to the Universal Serial Bus 3.0 Connectors and Cable Assemblies Compliance

FROM MACRO-ARCHITECTURE TO MICRO-ARCHITECTURE FOR SUPERSPEED UNIVERSAL SERIAL BUS ( USB 3.0 )
free download

ABSTRACT Universal Serial Bus ( USB ) is a serial connectivity standard that provides easy connection between all sorts of peripherals and host computer. Main purpose behind the development of USB standard is to replace many varieties of parallel and serial ports. USBThe design and the implementation of 8x10 encoder and 10x8 decoder by using 3 bit down ripple counter Has been proposed in this paper. In a ripple counter, a flip-flop output transition serves as source for triggering other flipflops. The clock skew problem can be

Steering Through Verification Challenges of USB 3.0Based SoC Using Cadence VIP
free download

As the technology innovation marches forward, new kinds of devices, medium (internet of things), media formats and large inexpensive storage are converging. They required significantly higher bandwidth than the tradition technologies and protocols. USB3

Development and Verification of Soft IP Core of USB 3.0 in Verilog HDL
free download

Abstract The Universal Serial Bus ( USB ) is a new way of attaching devices to personal computers. The bus architecture features two-way communication and has been developed as a response to devices becoming smarter and requiring more interaction with the hostThe peripheral component interconnect bus (PCI) was developed in the early 90s. The standard followed earlier was IBMs advance Technology bus (AT), usually referred as Industry Standard Architecture Bus (ISA), IBMs Microchannel Architecture Bus (MCA), EISA




- -