ENGINEERING RESEARCH PAPERS

system on chip soc research papers 2015 IEEE PAPER




Performance Optimization for System-on-chip Using Network-on-Chip and Data Compression
free download

Abstract:The growing complexity in consumer embedded products has led to new tendencies that forecast heterogeneous Multi-Processor Systems-On-Chip (MPSoCs) consisting of complex integrated components communicating with each other at very high-

A HIGH PERFORMANCE CLOCK DISTRIBUTIOIN NETWORK FOR SYSTEM ON CHIP
free download

Abstract:Clocks distribution networks are important part of synchronous circuits to ensure the availability of the clock signal at each flip flops across the integrated circuit. There are several design methodologies proposed to design effective clock distribution networks.

A Predictive Thermal Model for Multiprocessor System-on-Chip
free download

Multiprocessor system-on-chips (MPSoCs) and the constant rise of the operating frequency of the processor result in high on-chip temperature. The stability and reliability of MPSoCs inevitably have been seriously affected. Most thermal managements need regional

System on Chip Based Embedded Products
free download

ABSTRACT This study proposes a method of high speed data transfer by Advanced Microprocessor Bus Architecture (AMBA) based Direct Memory Access (DMA) controller using asynchronous first in first out (FIFO). Direct Memory Access Controller (DMAC) is

Angular Variation Methodology For Landslide Measurement Using Programmable System on Chip
free download

PSoC 4 Pioneer development hardware which contains an accelerometer sensor which means MEMs sensor and other environment monitoring sensors like Ultrasonic sensors. The details are monitored and send through wireless communication module Zigbee to

A NOVEL POWER EFFICIENT ON-CHIP TEST GENERATION SCHEME FOR CORE BASEDSYSTEM-ON-CHIP (SOC).
free download

ABSTRACT In this paper, a modified programmable twisted ring counter (MPTRC) based on- chip test generation scheme is proposed. It is used as built-in-self-test (BIST) pattern generator for high performance circuits with simple test control. This method is used to

INTEGRATION AND IMPLIMENTATION SYSTEM-ON-A-PROGRAMMABLE-CHIP (SOPC) IN FPGA.
free download

1. INTRODUCTION Many digital and transistor logic circuit (such as processors, microcontrollers, etc.) can develop System-on-chip (SOC), but what is interesting, is to design the (SOPC) using the latest programmable device so as to use the features of FPGA.

HW/SW Co-design and Implementation of a Fountain Code for an FPGA System-on-Chip
free download

Abstract Wireless communication traffic has increased significantly over the past few decades. Communication via noisy and unreliable channel can lead to data loss or erroneous data information. This problem can be resolved using a back channel that



FREE IEEE PAPERS