ENGINEERING RESEARCH PAPERS

vhdl IEEE PAPER 2016




Simulation of mixed signal systems in standard VHDL
free download

ABSTRACT Historically, the analogue and digital parts of a hardware design have been modelled and simulated in different environments and could not be combined in a single simulator. On the other hand, if a design contains both analog and digital parts simulating

Performance Evaluation of Different Multipliers in VLSI using VHDL
free download

Abstract: Multiplier modules are common to many DSP applications. The fastest types of multipliers are parallel multipliers. Among these, the Array multiplier is the basic one. However, they suffer from more propagation delay. Hence, where regularity, high

Synthesis and Analysis of 32-Bit RSA Algorithm Using VHDL
free download

Abstract. This paper presents the implementation of RSA algorithm design using VHDL. The Xilinx ISE 14.1 is used with device Spartan-3. In [1], the RSA encryption technique is implemented by using right to left binary radix-2 montmgomery multiplier. This paper

Redundant Radix-4 Arithmetic Coprocessor Design Using VHDL
free download

Abstract: With the growth of VLSI processing in the industrial sector the design of efficient algorithms for designing compact functional circuits has led to a competition among various industries. Multiplication is basically a shift add operation. There are, however, many

A new method for transforming algorithm into VHDL by starting from a Haskell functional language description
free download

ABSTRACT In the field of computer engineering, there are a lot of problems that are too time- consuming like biological or physical calculations and that's why they have to be implemented using special hardware structures. Usually, these hardware structures are

P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers
free download

Abstract:Software Defined Networking and OpenFlow offer an elegant way to decouple network control plane from data plane. This decoupling has led to great innovation in the control plane, yet the data plane changes come at much slower pace, mainly due to the

A REVIEW ON BIT ERROR RATE PERFORMANCE MEASUREMENT FOR WIRELESS SYSTEM USING VHDL
free download

Abstract-Bit Error Rate Tester (BERT) is a procedure or device that measure the bit rate of transmitted signal to determine whether error were introduced into system when data was transmitted. The number of bit errors were divided by the total number of bits transferred.

VHDL Implementation of Evolutionary Algorithm in the Evolutionary Design of Combinational Circuits
free download

Abstract Now a days space vehicles and other electronic hardware also demands that the architectures should be small, speed in operation, low power consumption, small in area and be reconfigurable in unexpected environments. The evolvable hardware (EHW) or

VHDL IMPLEMENTATION OF REED SOLOMON (32, 28) ENCODER AND DECODER
free download

Abstract:Reed Solomon codes are block based codes which are non-binary, cyclic, systematic and linear in nature. These are used to detect and correct burst errors. In this paper, implementation of RS (32, 28) encoder and decoder has been discussed. RS

DESIGN OF HIGH-SPEED HYBRID CARRY SELECT ADDERS USING VHDL
free download

Abstract:Carry select adder (CSA) is a square-root time high-speed adder. CSA is one of the fastest adders used in many data processing systems to perform fast arithmetic operations. In this project we propose to design hybrid carry select adders with a focus on

INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES RESEARCH TECHNOLOGY RTL IMPLEMENTATION OF GAUSSIAN FILTER USING VHDL
free download

ABSTRACT A Gaussian smoothing also called blurring is frequently used in Image processing application. A Gaussian blurring is same as convolving Gaussian kernel with the image. Applying a Gaussian blur is reducing a high frequency component in the image so

VHDL IMPLEMENTATION FOR EDGE DETECTION USING LOG GABOR FILTER FOR DISEASE DETECTION
free download

Abstract Edge detection is first and essential step in the field of image processing. Detected edges play a very important role such as image enhancement, object detection, focus area selection and many more. In medical application like tonsillitis, tumor, fracture can be

Design and Implementation of FM0/Manchester Encoder using VHDL
free download

Abstract: The dedicated short range communication (DSRC) is an important technique to push the intelligent transportation system (ITS) into our daily life. The transmitted signal is anticipated to have zero mean for vigor issue and this is also referred as dc-balance. The

Design of Open Core Protocol (OCP) IP Block using VHDL
free download

Abstract The Open Core Protocol (OCP) is a core centric protocol which defines a high- performance, bus-independent interface between IP cores. It reduces design time, design risk, and manufacturing costs for SOC designs. Main property of OCP is that it can be

Transposed Structure Design of FIR Filter using VHDL
free download

Abstract The paper focuses on the design of the Finite Impulse response Filter (FIR) Filter using VHDL programming language. In the FIR filter design the two input sequence x (n) and h (n) are considered of length M= 4 and N= 4 for both respectively. The output of FIR

Design of Switched Resistor ADC Using VHDL-AMS Tool
free download

Abstract: This paper presents design and simulation of switched resistor (SR) ADC in analog mixed signal (AMS) environment. The proposed design consists of 1st order single bit SR modulator with dissipated power of 0.935 mW and 2nd order digital decimation

Analysis of Booth Multiplier using Radix-2 and Radix-4 Technique using VHDL
free download

Abstract-In VLSI circuits area, power and delay are the key design factors. However, there exists a trade-off amongst them for an optimal design. Multiplier, being a very vital part in the design of microprocessor, graphical systems, multimedia systems, DSP system etc. Nearly

Efficient Implementation of an IEE 754 Single Precision Floating Point Multiplier Using VHDL
free download

ABSTRACT This paper describes an efficient implementation of an IEEE 754 single targeted for Xilinx Virtex-5 FPGA. VHDL is used to implement a technology-independent pipelined design. The multiplier implementation

Implementation of Self Checking RS (n, k) Encoder Using VHDL tool
free download

Abstract-In this paper we designed a Reed Solomon ie RS (255,249) structure for wireless communication using VHDL tool. RS codes are systematic linear block codes used to detect and correct burst data errors. RS code has strong error correcting capability than other

ASIC Implementation of CDMA Transmitter using VHDL
free download

Abstract: In this paper direct sequence spread spectrum principle based code division multiple access (CDMA) transmitter has been designed in VHDL for FPGA.target is to design the transmitter circuit consisting of user data signal, PN sequence generator (

Language Wars in the 21st Century: Verilog versus VHDL–Revisited
free download

ABSTRACT Back in the late 20th century, the VHDL versus Verilog debate was compared to a religious war that neither side could win. At various times, knowledgeable industry leaders have predicted that each HDL would prevail, but it seems we still live in a bilingual world.

AN FPGA BASED 64-BIT IEEE–754 DOUBLE PRECISION FLOATING POINT ADDER/SUBTRACTOR AND MULTIPLIER USING VHDL
free download

Abstract: Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. For many signal processing, and graphics applications, it is acceptable to trade off some accuracy (in the least significant bit positions) for faster