HIGH SPEED COMPARATOR-VLSI PROJECT


Design of a CMOS comparator for low power and high speed
free download

This paper reports comparator design for low power high speed . The present Design is specially design for high resolution Sigma Delta Analog to Digital Converters (SDADCs). Design is based on two stage CMOS OP-AMP technique. Simulation results have been

Comparator for high speed low power ultra wideband a/d converter
free download

This paper presents the design and implementation of a high speed low power Complementary Metal Oxide Semiconductor (CMOS) Comparator as part of an ultra fast reconfigurable Flash Analog to Digital Converter (ADC) for a Direct Sequence Spread

Design and simulation of a high speed CMOS comparator
free download

Analog-to-Digital conversion process is an electronic process in which an analog signal is changed, without changing its necessary contents, into a digital signal. Latched comparators use positive feedback mechanism (aids in the input signal) to re-generates (amplifies) the

A high Speed -Low power comparator with composite cascode pre amplification for oversampled ADCs
free download

CMOS comparator using composite cascode differential pair as a pre-amplification stage. The purpose of this work is to design a comparator for oversampled ADC application. This comparator is designed using 180nm CMOS technology with a power supply of 1.2 V. Pre

Design and analysis of low power and high speed dynamic latch comparator in 0.18 µm CMOS process
free download

A novel design of CMOS dynamic latch comparator with dual input single output with the differential amplifier stage is presented. The designed dynamic latch comparator is required for high – speed analog-to-digital converters to get faster signal conversion and to reduce the

A very high speed , high resolution current comparator design
free download

This paper presents an idea for analog current comparison which compares input signal and reference currents with high speed and accuracy. Proposed circuit utilizes amplification properties of common gate configuration, where voltage variations of input current are

High Speed CMOS Comparator Design with 5mV Resolution
free download

A high speed CMOS comparator with low power and high precision is proposed. The topology is very well capable of distinguishing DC voltage difference of around 5mV, which means a high precision circuit. The proposed circuit operates at a supply voltage of 2V. The

A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology
free download

A 4.-bit, high speed comparator for high – speed flash analog-to-digital converter and K-band applications that can work at a sampling rate of 0GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its

A high speed CMOS current comparator in 90 nm CMOS process technology
free download

In this paper a current mode comparator is presented, more aptly can be called as the Current Comparator . The proposed circuit consists of a current differencing stage which accepts two current inputs where one is the reference current and the other is the input

A 3ghz low-offset fully dynamic latched comparator for high – speed and low-power adcs
free download

In this paper, performances of various types of dynamic latched comparators are compared in terms of their offset voltages, speed and power. The accuracy of comparators, which is defined by its offset, along with power consumption, speed is of keen interest in achieving

A Novel high speed dynamic comparator with low power dissipation and low offset
free download

ABSTRACT A new fully differential CMOS dynamic comparator using positive feedback suitable for pipeline A/D converters with low power dissipation, low offset, low noise and high speed is proposed. Inputs are reconfigured from typical differential pair comparator

Design of Low Power High Speed Comparator with 0.18 µm Technology for ADC Application
free download

Abstract In Analog to Digital Converter (ADC), high speed comparator influences the overall performance of ADC directly. This paper presents the high speed low power design of a CMOS comparator . Schematic design of this comparator is fabricated in a 0.18 µm UMC

Low power high speed differential current comparator
free download

A low power high speed differential current comparator having weak current operation has been presented in this paper. The comparator proposed is a three stage process. It utilizes a modified Wilsons current mirror circuit for current to voltage conversion for its first stage

A Low Power High Speed Double-Tail Comparator in 90nm CMOS Technology
free download

Comparator is an important element in many Data converter circuits, Signal processing systems, such as telecommunication interfaces and in the sensory circuits. Also comparators are the basic building elements for designing modern analog and mixed signal systems

The design of a high speed nonlinear feedback-based current comparator
free download

In this paper a new current comparator architecture is presented, which utilizes the concept of nonlinear feedback to speed up the operation. The analytical formulation for quantifying the effect of the feedback is put forward. The functionality of the proposed comparator is

A high – speed low-power CMOS comparator using auto-zero offset cancellation technique.
free download

A high – speed , small-area and accurate CMOS comparator for low-power applications is presented. The comparator consists of an offset cancelled input stage using a new auto-zero technique. In particular, this circuit is suitable for portable applications, where, usually, very

Design of High Speed Comparator
free download

A new CMOS dynamic comparator using dual input single output differential amplifier as latch stage suitable for high speed analog-to-digital converters with High Speed , low power dissipation and immune to. Back-to-back inverter in the latch stage is replaced with dual

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator
free download

A novel of low power high speed comparator is proposed in this paper which consists of less sensitive in delay using dynamic CMOS latched comparator method. It aimed for less sensitive in delay and high speed design compared with other design techniques. The

A High – Speed 64-Bit Binary Comparator
free download

A high – speed 64-bit binary comparator is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison

1 GHz High Sensitivity Differential Current Comparator for High Speed ADC
free download

A fast responding low power differential current comparator operating at 1 GHz clock speed is presented in this paper. The comparator proposed in this paper is composed of three stages. The paper presents a modified version of Wilsons current mirror comparator for the



COMMENT vlsi



FREE IEEE PAPER





HIGH SPEED COMPARATOR-VLSI PROJECT IEEE PAPER