Fault Modeling at RTL



Fault Modeling at RTL for VLSI Circuits
FREE DOWNLOAD [PDF] 
2011
(VLSI) is growing, testing becomes tedious and tougher. Most of the efforts go into verifying
the correctness of the Register Transfer Level (RTL) written in Hardware Description
Language (HDL). As of now fault models are used to test digital circuits at the gate level or 



IEEE PROJECTS
COMMENT free research papers, vlsi



 

FREE IEEE PAPER