Free and projects on low power VLSI






Strategies methodologies for low power vlsi designs: a review
free download

Low power has emerged as a principal theme in todays world of electronics industries. Power dissipation has become an important consideration as performance and area for VLSI Chip design. With shrinking technology reducing power consumption and over all

Performance analysis and low power VLSI implementation of DVB-T receiver
free download

Frequency hoppoing and Direct sequence spread spectrum is used at the PHY-level The IEEE standard supports DSSS for use with Differential Binary Phase Shift Keying (DBPSK) with data rate of 1Mbps, or Differential Quadrature Phase Shift Keying (DQPSK) 2 Mbps data

4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits
free download

Dynamic logic families offer good performance over traditional CMOS logic. This is due to the comparatively high noise margins coupled with the ease of implementation. The main drawbacks of dynamic logic circuits are lack of design automation, charge sharing

Dynamic-Threshold Logic for Low Power VLSI Design
free download

Power dissipation is a serious concern for circuit designers. Partially-depleted SOI provides a Dynamic Threshold MOS transistor that be useful in reducing static power and dynamic power. DTMOS can be used to choke off leakage current and improve performance

Recent trends in low power vlsi design
free download

The recent trends in the developments and advancements in the area of low power VLSI Design are surveyed in this paper. Though Low Power is a well established domain, it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling

Optimization techniques for low power VLSI circuits
free download

Power dissipation has emerged as an important design parameter in the design of microelectronic circuits, especially in portable computing and personal communication applications. In this paper, we survey state-of-the-art optimization methods that target low Gain-Cell eDRAM (GC-eDRAM) is an interesting, high-density alternative to SRAM and conventional 1T-1C eDRAM for a large range of VLSI system-onchip (SoC) applications, including ultra-low power systems such as biomedical implants [17], wireless

A Low Power VLSI Implementation of 2X2 MIMO OFDM Transceiver with ICI-SC Scheme
free download

This paper presents a VLSI implementation of 2X2 MIMO OFDM transceiver with self ICI cancellation scheme at very low power. Phase noise and the carrier frequency offset (CFO) are the major problems in Orthogonal Frequency Division Multiplexing (OFDM) that destroys

Asynchrobatic logic for low power VLSI design
free download

DJ Willingham 2010 westminsterresearch.westminster.ac In this work, Asynchrobatic Logic is presented. It is a novel low-power design style that combines the energy saving benefits of asynchronous logic and adiabatic logic to produce systems whose power dissipation is reduced in several different ways. The term

Power Optimization for Low Power VLSI Circuits
free download

This paper, presents a concept of the power optimization theory approach, the estimation techniques and optimization circuits used for low power VLSI circuits. In newer technologies, power is a primary design constraint. Power dissipation has skyrocketed due to transistor

A novel low power and high performance 14 transistor CMOS full adder cell
free download

Demands for the low power VLSI have been pushing the development of aggressive design methodologies to reduce the power consumption drastically In a well- optimized low power VLSI circuit, the 1 st term of Eq 1 is by far the dominant

Clock distribution networks in VLSI circuits and systems
free download

swing clock network, the swing was reduced in the global clock distribution network. face circuit for high speed low power VLSI systems, in Proc. IEEE Int. Clock Distribution Networks

Universal rotate invert bus encoding for low power VLSI
free download

Power dissipation is an important design constraint in todays CMOS VLSI design and is addressed widely by the researchers across the globe. Switching activity is one of the factors that affect dynamic power in a chip and several publications have suggested various

PLA minimization for low power VLSI designs
free download

In this paper we study the problem of optimizing the two-level representation of a Boolean function in order to minimize power consumption in PLAs. We first give power models used to estimate the power consumption in pseudo-NMOS and dynamic PLAs. Using these power

Design of low power VLSI circuits using Energy efficient Adiabatic logic
free download

In this paper, a new design of adiabatic circuit, called energy efficient adiabatic logic (EEAL) is proposed. Earlier various diode based adiabatic logic families have been proposed. To achieve minimum energy consumption, this paper proposes a technique in which diode is

Low-power silicon spiking neurons and axons
free download

A silicon neural design style that operates MOS transistors in the weak-inversion regime sup- ports low power VLSI design. In this design style, popular circuits that model continuous-time dendritic processing operate all transistors in the weak-inversion regime

Low Power VLSI Design using Dynamic Thershold logic
free download

Power dissipation is a serious concern for circuit designers. Partially-depleted SOI provides a Dynamic Threshold transistor that be useful in reducing static power and dynamic power. DTMOS can be used to choke off leakage current and improve performance of

Delay-power performance comparison of multipliers in vlsi circuit design
free download

Ku Singh and K. Diwadkar, 1-4244-1355-9/0 200 IEEE. Kiat-seng Yeo and Kaushik Roy Low-voltage, low power VLSI sub system Mc Graw-Hill Publication. Jong Duk Lee, Yong Jin Yoony, Kyong Hwa Leez and

Novel Fault Resistant D-Latch for Low Power VLSI Design
free download

The novel digital VLSI circuit applications are increasing exponentially. Recent trends in the design of such circuits are to decrease the node capacitances and power supply requirements. Because of these requirements, huge susceptibility to transient faults




FREE IEEE PAPER