power reduction techniques for LDPC Decoders


Power Reduction Techniques for LDPC Decoders
VLSI architectures for lowdensity
parity-check (LDPC) decoders amenable to low- voltage
and low-power operation. Free download paper

http://www.eecg.toronto.edu/~tcc/darabiha_jssc08.pdf