VHDL-AMS in MEMS design flow



VHDL-AMS in MEMS design flow-download

Abstract: Behavioral modeling languages can be used in different steps of top-down design and
bottom-up verification of MEMS design. The available language facilities of VHDL-AMS and the
requirements of the applied methods in this process are confronted. Especially the



IEEE PROJECTS
COMMENT vlsi



 

FREE IEEE PAPER