VLSI CIRCUITS AT RTL




FAULT MODELING OF VLSI CIRCUITS AT RTL
FREE DOWNLOAD [PDF] 

Abstract As the complexity of VLSI is growing, testing becomes tedious and tougher. As of
now fault models are used to test digital circuits at the gate level or below that level. By using
fault models at the lower levels, testing becomes cumbersome and will lead to delays in




IEEE PAPER UNITED STATES