VLSI DESIGN AND CLOCK DISRIBUTION




LOW POWER AT DIFFERENT LEVELS OF VLSI DESIGN AND CLOCK DISRIBUTION SCHEMES
FREE DOWNLOAD [PDF] 
C Sharma – International Journal
Abstract-Low power chip requirement in the VLSI industry is main considerable field due to
the reduction of chip dimension day by day and environmental factors. In this paper various
low power techniques at Gate level, Architecture level and different tradeoffs between




IEEE PAPER UNITED STATES