Crosstalk Delay Faults in vlsi


Simulation Based ATPG for Crosstalk Delay Faults in VLSI Circuits using Genetic Algorithm

FREE-DOWNLOAD S Jayanthy, MC Bhuvaneswari – ICGST-AIM Journal, 2009 –
Abstract As design trends move toward nanometer technology, new Automatic Test Pattern Generation
(ATPG) problems are emerging. During design validation, the effect of crosstalk on reliability
and performance cannot be ignored. So new ATPG Techniques has to be developed for 


Related




COMMENT analog, free research papers, vlsi






FREE IEEE PAPER
2017 papers
2016 papers
2015 papers
2014-papers
2013 PAPERS
SOFTWARE
EMBEDDED
ELECTRONICS
VLSI
WIRELESS
MECHANICAL
ELECTRICAL

BIG DATA
CLOUD COMPUTING
IOT-INTERNET OF THINGS
ROBOTICS
CONTACT US

IEEE PROJECTS IEEE PAPERS 2018 2017 2016 EEE ECE FREE DOWNLOAD PDF COMPUTER SCIENCE NEW IEEE PROJECTS CSE IEEE MINI PROJECTS